SUDHAKAR YALAMANCHILI. <br/><br/>
INTRODUCTORY VHDL FROM SIMULATION TO SYNTHESIS 

 - 
 -  PEARSON.  2013 
 - 401 p. 
<br/><br/><label>ISBN: </label>9788131706336 
<br/><br/><label>Subjects--Topical Terms: </label><br/>VLSI DESIGN
<br/><br/><label>Dewey Class. No.: </label>621.395 YAL  / SUD