PADMANABHAN TR.; BALA TRIPURA SUNDARI B. <br/><br/>
DESIGN THROUGH VERILOG HDL 

 - 
 -  WILEY INDIA PVT. LTD.  2013 
 - 455 p. 
<br/><br/><label>ISBN: </label>9788126519316 
<br/><br/><label>Subjects--Topical Terms: </label><br/>VLSI DESIGN
<br/><br/><label>Dewey Class. No.: </label>621.395 PAD  / PAD