VERILOG DIGITAL SYSTEM DESIGN : REGISTER TRANSFER LEVEL SYNTHESIS, TEST BENCH, AND VERIFICATION ZAINALABEDIN NAVABI

By:

Material type: Text

TextLanguage: ENGLISH Publication details: TATA MCGRAW HILL; 2006Edition: 2Description: xvi, 384 pISBN:

Subject(s):

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Call number	Materials specified	Status	Notes	Date due	Barcode
Book	Sri Krishna College of Engineering and Technology RACK 11 / SHELF 77	621.392 NAV (Browse shelf(Opens below))	PAPER PACK	Available	ECE		38448

Previous
Previous	621.39 ABR DIGITAL SYSTEMS TESTING AND TESTABLE DESIGN	621.392 DESIGN THROUGH VERILOG HDL	621.392 CHA DIGITAL SYSTEMS DESIGN WITH VHDL AND SYNTHESIS : AN INTEGRATED APPROACH	621.392 NAV VERILOG DIGITAL SYSTEM DESIGN : REGISTER TRANSFER LEVEL SYNTHESIS, TEST BENCH, AND VERIFICATION	681.2 INSTRUMENTATION CONTROL SYSTEM : MEASUREMENTS AND CONTROLS

There are no comments on this title.

to post a comment.

Web Opac