Normal view MARC view ISBD view

DESIGN THROUGH VERILOG HDL

PADMANABHAN TR.; BALA TRIPURA SUNDARI B.

DESIGN THROUGH VERILOG HDL - - WILEY INDIA PVT. LTD. 2013 - 455 p.

ISBN: 9788126519316

Subjects--Topical Terms:
VLSI DESIGN

Dewey Class. No.: 621.395 PAD / PAD

Print
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Web Opac

DESIGN THROUGH VERILOG HDL